



## TE0745 Test Board

Revision v.13

Exported on 2022-12-08

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0745+Test+Board>

# 1 Table of Contents

---

1	Table of Contents .....	2
2	Table of Figures .....	4
3	Table of Tables .....	5
4	Overview .....	6
4.1	Key Features .....	6
4.2	Revision History .....	6
4.3	Release Notes and Know Issues .....	7
4.4	Requirements .....	7
4.4.1	Software .....	7
4.4.2	Hardware .....	7
4.5	Content .....	9
4.5.1	Design Sources .....	9
4.5.2	Additional Sources .....	10
4.5.3	Prebuilt .....	10
4.5.4	Download .....	11
5	Design Flow .....	12
6	Launch .....	14
6.1	Programming .....	14
6.1.1	Get prebuilt boot binaries .....	14
6.1.2	QSPI .....	14
6.1.3	SD .....	14
6.1.4	JTAG .....	15
6.2	Usage .....	15
6.2.1	Linux .....	15
6.2.2	Vivado HW Manager .....	15
6.2.3	Monitoring: .....	15
7	System Design - Vivado .....	17
7.1	Block Design .....	17
7.1.1	PS Interfaces .....	17
7.2	Constrains .....	18
7.2.1	Basic module constrains .....	18
7.2.2	Design specific constrain .....	18
8	Software Design - Vitis .....	19
8.1	Application .....	19
8.1.1	zynq_fsbl .....	19
8.1.2	zynq_fsbl_flash .....	19
8.1.3	hello_te0745 .....	19
8.1.4	u-boot .....	19
9	Software Design - PetaLinux .....	20
9.1	Config .....	20

9.2	U-Boot.....	20
9.3	Device Tree .....	20
9.4	Kernel.....	22
9.5	Rootfs.....	23
9.6	Applications.....	23
9.6.1	startup .....	23
9.6.2	webfwu .....	23
10	Additional Software .....	24
10.1	SI5338 .....	24
11	Appx. A: Change History and Legal Notices .....	25
11.1	Document Change History.....	25
11.2	Legal Notices .....	25
11.3	Data Privacy.....	25
11.4	Document Warranty .....	26
11.5	Limitation of Liability .....	26
11.6	Copyright Notice .....	26
11.7	Technology Licenses.....	26
11.8	Environmental Protection .....	26
11.9	REACH, RoHS and WEEE .....	26

## 2 Table of Figures

---

Figure 1: Vivado Hardware Manager .....16

Figure 2: Block Design .....17

### 3 Table of Tables

---

Table 1: Design Revision History .....6

Table 2: Known Issues.....7

Table 3: Software .....7

Table 4: Hardware Modules.....8

Table 5: Hardware Carrier.....9

Table 6: Additional Hardware.....9

Table 7: Design sources .....10

Table 8: Additional design sources .....10

Table 9: Prebuilt files (only on ZIP with prebuilt content) .....10

Table 10: PS Interfaces.....17

Table 11: Document change history. ....25

## 4 Overview

---

Zynq Design PS with Linux and simple frequency counter to measure MGT Reference CLK with Vivado HW-Manager. Refer to <http://trenz.org/te0745-info> for the current online version of this manual and other available documentation.

### 4.1 Key Features

---

- Vitis/Vivado 2019.2
- PetaLinux
- SD
- ETH (MAC from EEPROM)
- USB
- I2C
- RTC
- FMeter
- Modified FSBL for SI5338 programming
- Special FSBL for QSPI programming

### 4.2 Revision History

---

Date	Viva do	Project Built	Author s	Description
2020-03-30	2019.2	TE0745-test_board-vivado_2019.2-build_8_20200330083452.zip TE0745-test_board_noprebuilt-vivado_2019.2-build_8_20200330083503.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• 2019.2 update</li> <li>• FSBL rework, SI5338 Project with Clock Builder pro</li> <li>• device tree update</li> <li>• Vitis support</li> <li>• new assembly variants</li> </ul>
2018-09-2019	2018.2	TE0745-test_board_noprebuilt-vivado_2018.2-build_04_20190918103545.zip TE0745-test_board-vivado_2018.2-build_04_20190918103531.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• BUGFIX in TE0745-02-45-3EA board parts</li> </ul>
2018-11-26	2018.2	TE0745-test_board-vivado_2018.2-build_03_20181126115131.zip TE0745-test_board_noprebuilt-vivado_2018.2-build_03_20181126115320.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• Rework Board Part Files</li> <li>• New assembly versions</li> <li>• Rework BD Design</li> <li>• add init.sh scripts</li> </ul>

Date	Vivado	Project Built	Authors	Description
2017-10-23	2017.2	TE0745-test_board_noprebuilt-vivado_2017.2-build_05_20171023171903.zip TE0745-test_board-vivado_2017.2-build_05_20171023171855.zip	John Hartfiel	<ul style="list-style-type: none"> <li>initial release</li> </ul>

**Table 1: Design Revision History**

## 4.3 Release Notes and Known Issues

Issues	Description	Workaround	To be fixed version
No known issues	---	---	---

**Table 2: Known Issues**

## 4.4 Requirements

### 4.4.1 Software

Software	Version	Note
Vitis	2019.2	needed, Vivado is included into Vitis installation
PetaLinux	2019.2	needed
SI ClockBuilder Pro	---	optional

**Table 3: Software**

### 4.4.2 Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).<sup>1</sup>

Complete List is available on <design name>/board\_files/\*\_board\_files.csv

Design supports following modules:

<sup>1</sup> <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
TE0745-02-30-1I	30_1i_1gb	REV02 REV01	1GB	32MB	NA	NA	smaller FPGA has less MGTs
TE0745-02-30-2IA	30_2i_1gb	REV02 REV01	1GB	32MB	NA	NA	smaller FPGA has less MGTs
TE0745-02-35-1C	35_1c_1gb	REV02 REV01	1GB	32MB	NA	NA	
TE0745-02-45-2I	45_2i_1gb	REV02 REV01	1GB	32MB	NA	NA	
TE0745-02-45-2IA	45_2i_1gb	REV02 REV01	1GB	32MB	NA	NA	
TE0745-02-45-1C	45_1c_1gb	REV02 REV01	1GB	32MB	NA	NA	
TE0745-02-45-1CA	45_1c_1gb	REV02 REV01	1GB	32MB	NA	NA	
TE0745-02-45-3EA	45_3e_1gb	REV02 REV01	1GB	32MB	NA	NA	
TE0745-02-93E11-A	45_3e_1gb	REV02	1GB	32MB	NA	NA	
TE0745-02-92I11-F	45_2i_ff_1gb	REV02	1GB	32MB	NA	NA	
TE0745-02-92I11-A	45_2i_1gb	REV02	1GB	32MB	NA	NA	
TE0745-02-91C11-A	45_1c_1gb	REV02	1GB	32MB	NA	NA	



Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
TE0745-02-81C11-A	35_1c_1gb	REV02	1GB	32MB	NA	NA	
TE0745-02-72I11-A	30_2i_1gb	REV02	1GB	32MB	NA	NA	smaller FPGA has less MGTs
TE0745-02-71I11-A	30_1i_1gb	REV02	1GB	32MB	NA	NA	smaller FPGA has less MGTs
TE0745-02-71I11-AK	30_1i_1gb	REV02	1GB	32MB	NA	NA	smaller FPGA has less MGTs

**Table 4: Hardware Modules**

Design supports following carriers:

Carrier Model	Notes
TEB0745	

**Table 5: Hardware Carrier**

Additional HW Requirements:

Additional Hardware	Notes
USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct typ
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI

**Table 6: Additional Hardware**

## 4.5 Content

---

For general structure and of the reference design, see [Project Delivery - Xilinx devices](#)<sup>2</sup>

### 4.5.1 Design Sources

---

<sup>2</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

Type	Location	Notes
Vivado	<design name>/ block_design <design name>/ constraints <design name>/ip_lib	Vivado Project will be generated by TE Scripts
SDK/ HSI	<design name>/ sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<design name>/os/ petalinux	PetaLinux template with current configuration

**Table 7: Design sources**

#### 4.5.2 Additional Sources

Type	Location	Notes
Si5338	<design name>/misc/Si5338	Si5338 Project with current PLL Configuration
init.sh	<design name>/misc/sd	Additional Initialization Script for Linux

**Table 8: Additional design sources**

#### 4.5.3 Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface

File	File-Extension	Description
Diverse Reports	---	Report files in different formats
Hardware-Platform-Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

**Table 9: Prebuilt files (only on ZIP with prebuilt content)**

#### 4.5.4 Download

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0745 "test Board Reference Design"](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0745/Reference_Design/2019.2/test_board)<sup>3</sup>

<sup>3</sup> [https://shop.trenz-electronic.de/Download/?path=Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/5.2x7.6/TE0745/Reference\\_Design/2019.2/test\\_board](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0745/Reference_Design/2019.2/test_board)

## 5 Design Flow

**!** Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [Xilinx Development Tools](#)<sup>4</sup>
- [Vivado Projects - TE Reference Design](#)<sup>5</sup>
- [Project Delivery](#).<sup>6</sup>

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)<sup>7</sup>

1. `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell:

```

C:\WINDOWS\system32\cmd.exe
B:\Design\cores\2017.2\design\TE0745\test_board>setlocal
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: B:\Design\cores\2017.2\design\TE0745\test_board\
-----TE Reference Design-----
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (x) Exit Batch (nothing is done!)
-- (0) Create minimum setup of CMD-Files and exit Batch
-- (1) Create maximum setup of CMD-Files and exit Batch
Select (ex.: '0' for min setup):
  
```

2. Press 0 and enter to start "Module Selection Guide"
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x: \<design name>)
4. Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
  - a. (optional for manual changes) Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guiemode.cmd"
 

Note: Select correct one, see [TE Board Part Files](#)<sup>8</sup>
5. Create XSA and export to prebuilt folder
  - a. Run on Vivado TCL: `TE::hw_build_design -export_prebuilt`

Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
6. Create Linux (uboot.elf and image.ub) with exported XSA

<sup>4</sup> <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftware-BasicUserGuides>

<sup>5</sup> <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

<sup>6</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

<sup>7</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices#ProjectDeliveryXilinxdevices-Currentlylimitationsoffunctionality>

<sup>8</sup> <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

- a. XSA is exported to "prebuilt\hardware\<short name>"  
Note: HW Export from Vivado GUI create another path as default workspace.  
Create Linux images on VM, see [PetaLinux KICKstart](#)<sup>9</sup>
  - i. Use TE Template from /os/petalinux
- 7. Add Linux files (uboot.elf and image.ub) to prebuilt folder
  - a. "prebuilt\os\petalinux\<ddr size>" or "prebuilt\os\petalinux\<short name>"
- 8. Generate Programming Files with Vitis
  - a. Run on Vivado TCL: TE::sw\_run\_vitis -all  
Note: Scripts generate applications and bootable files, which are defined in "sw\_lib\apps\_list.csv"
  - b. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw\_run\_vitis  
Note: TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)<sup>10</sup>

---

<sup>9</sup> <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>


<sup>10</sup> <https://wiki.trenz-electronic.de/display/PD/Vitis>

## 6 Launch

---

### 6.1 Programming

---

 Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](https://www.xilinx.com/support/documentation/development_tools/xilinx_software_programming_and_debugging.html)<sup>11</sup>

#### 6.1.1 Get prebuilt boot binaries

---

1. \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select Create and open delivery binary folder  
 Note: Folder (<project folder>/\_binaries\_<Artikel Name>) with subfolder (boot\_<app name>) for different applications will be generated

#### 6.1.2 QSPI

---

Optional for Boot.bin on QSPI Flash and image.ub on SD.

1. Connect JTAG and power on carrier with module
2. Open Vivado Project with "vivado\_open\_existing\_project\_gui mode.cmd" or if not created, create with "vivado\_create\_project\_gui mode.cmd"
3. Type on Vivado TCL Console: TE::pr\_program\_flash -swapp u-boot  
 Note: To program with SDK/Vivado GUI, use special FSBL (zynqmp\_fsbl\_flash) on setup  
 optional "TE::pr\_program\_flash -swapp hello\_te0745" possible
4. Copy image.ub and init.sh (optional on /misc/sd) on SD-Card
  - use files from (<project folder>/\_binaries\_<Artikel Name>)/boot\_linux from generated binary folder, see: [Get prebuilt boot binaries](#)(see page 14)
  - or use prebuilt file location, see <design\_name>/prebuilt/readme\_file\_location.txt
5. Insert SD-Card

#### 6.1.3 SD

---

1. Copy image.ub, Boot.bin and init.sh (optional on /misc/sd) on SD-Card.
  - use files from (<project folder>/\_binaries\_<Artikel Name>)/boot\_linux from generated binary folder, see: [Get prebuilt boot binaries](#)(see page 14)
  - or use prebuilt file location, see <design\_name>/prebuilt/readme\_file\_location.txt
2. Set Boot Mode to SD-Boot.
  - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.

---

<sup>11</sup> <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftwareProgrammingandDebugging>

### 6.1.4 JTAG

---

Not used on this Example.

## 6.2 Usage

---

1. Prepare HW like described on section [Programming](#)(see page 14)
2. Connect UART USB (most cases same as JTAG)
3. Select SD Card as Boot Mode  
Note: See TRM of the Carrier and Module.
4. Power On PCB  
Note: 1. Zynq Boot ROM loads FSBL from SD into OCM, 2. FSBL loads U-boot from SD into DDR and program PL part, 3. U-boot load Linux from SD into DDR

### 6.2.1 Linux

---

1. Open Serial Console (e.g. putty)
  - a. Speed: 115200
  - b. COM Port: Win OS, see device manager, Linux OS see `dmesg | grep tty` (UART is \*USB1)
2. Linux Console:  
Note: Wait until Linux boot finished For Linux Login use:
  - a. User Name: root
  - b. Password: root
3. You can use Linux shell now.
  - a. I2C 0 Bus type: `i2cdetect -y -r 0`
  - b. RTC check: `dmesg | grep rtc`
  - c. ETH0 works with `udhcpc`
  - d. USB type "lsusb" or connect USB2.0 device
  - e. (optional) init.sh scripts: Scripts will enable SFP interface after linux booting, if file is copied on SD

### 6.2.2 Vivado HW Manager

---

- **6.2.3 Monitoring:**

---

- SI5338 CLKs:
  - Open Vivado HW-Manager and add VIO signal to dashboard (\*.ltx located on prebuilt folder).Set radix from VIO signals to unsigned integer.  
Note: Frequency Counter is inaccurate and displayed unit is Hz, SI5338 CLK(0 and 3) are configured to 125MHz by default.





Figure 1: Vivado Hardware Manager



# 7 System Design - Vivado

## 7.1 Block Design



**Figure 2: Block Design**  
\*clk3 is not available on the smallest SOC (xc7z030)

### 7.1.1 PS Interfaces

Activated interfaces:

Type	Note
DDR	
QSPI	MIO
ETH0	MIO
USB0	MIO
SD0	MIO
UART0	MIO

Type	Note
I2C0	MIO
GPIO	MIO
ETH0 Reset	MIO
USB0 Reset	MIO
I2C0 Reset	MIO
TTC0..1	EMIO
SWDT0	EMIO

**Table 10: PS Interfaces**

## 7.2 Constrains

### 7.2.1 Basic module constrains

#### **\_i\_bitgen\_common**

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property CFGBVS GND [current_design]
```

### 7.2.2 Design specific constrain

#### **\_i\_timing.xdc**

```
set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks si5338_clk0_clk_p]
set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks si5338_clk3_clk_p]
set_false_path -from [get_clocks si5338_clk0_clk_p] -to [get_clocks clk_fpga_0]
set_false_path -from [get_clocks si5338_clk3_clk_p] -to [get_clocks clk_fpga_0]
```

## 8 Software Design - Vitis

---

For SDK project creation, follow instructions from:

[Vitis](#)<sup>12</sup>

### 8.1 Application

---

Template location: `./sw_lib/sw_apps/`

#### 8.1.1 zynq\_fsbl

---

TE modified 2019.2 FSBL

General:

- Modified Files: `main.c`, `fsbl_hooks.h/.c` (search for 'TE Mod' on source code)
- Add Files: `te_fsbl_hooks.h/.c` (for hooks and board)\n\
- General Changes:
  - Display FSBL Banner and Device ID

Module Specific:

- Add Files: all TE Files start with `te_*`
  - Si5338 Configuration

#### 8.1.2 zynq\_fsbl\_flash

---

TE modified 2019.2 FSBL

General:

- Modified Files: `main.c`
- General Changes:
  - Display FSBL Banner
  - Set FSBL Boot Mode to JTAG
  - Disable Memory initialisation

#### 8.1.3 hello\_te0745

---

Hello TE0745 is a Xilinx Hello World example as endless loop instead of one console output.

#### 8.1.4 u-boot

---

U-Boot.elf is generated with PetaLinux. SDK/HSI is used to generate Boot.bin.

---

<sup>12</sup> <https://wiki.trenz-electronic.de/display/PD/Vitis>

## 9 Software Design - PetaLinux

---

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)<sup>13</sup>

### 9.1 Config

---

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

- `CONFIG_SUBSYSTEM_ETHERNET_PS7_ETHERNET_0_MAC=""`

### 9.2 U-Boot

---

Start with **petalinux-config -c u-boot**

Changes:

- `CONFIG_ENV_IS_NOWHERE=y`
- `# CONFIG_ENV_IS_IN_SPI_FLASH` is not set
- `CONFIG_I2C_EEPROM=y`
- `CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0xFA`
- `CONFIG_SYS_I2C_EEPROM_ADDR=0x53`
- `CONFIG_SYS_I2C_EEPROM_BUS=0`
- `CONFIG_SYS_EEPROM_SIZE=256`
- `CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0`
- `CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=0`
- `CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1`
- `CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0`

Change platform-top.h:

### 9.3 Device Tree

---

```
/include/ "system-conf.dtsi"
/ {
    chosen {
        xlnx,eeeprom = &eeeprom;
    };
};

/* QSPI PHY */
&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
```

---

<sup>13</sup> <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

```

        compatible = "jedec,spi-nor";
        reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <1>;
    };
};

/* ethernet */
&gem0 {
    phy-handle = <&phy0>;
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        phy0: phy@1 {
            compatible = "marvell,88e1510";
            device_type = "ethernet-phy";
            reg = <1>;
        };
    };
};

/* usb */
/{
    usb_phy0: usb_phy@0 {
        compatible = "ulpi-phy";
        #phy-cells = <0>;
        reg = <0xe0002000 0x1000>;
        view-port = <0x0170>;
        drv-vbus;
    };
};

&usb0 {
    dr_mode = "host";
    //dr_mode = "peripheral";
    usb-phy = <&usb_phy0>;
};

/* I2C */
&i2c0 {
    #address-cells = <1>;
    #size-cells = <0>;

    rtc0: rtc@6F {
        compatible = "isl12022";
        reg = <0x6F>;
    };
    //MAC EEPROM
    eeprom: eeprom@53 {
        compatible = "atmel,24c08";
        reg = <0x53>;
    };
    i2cmux_SFP: i2cmux@72 {

```

```

compatible = "nxp,pca9548";
#address-cells = <1>;
#size-cells = <0>;
reg = <0x72>;

SFP@0 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0>;
};
SFP@1 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <1>;
};
SFP@2 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;
};
SFP@3 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;
};
SFP@4 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <4>;
};
SFP@5 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <5>;
};
SFP@6 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <6>;
};
SFP@7 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <7>;
};
};
};

```

## 9.4 Kernel

Start with **petalinux-config -c kernel**

Changes:

- CONFIG\_RTC\_DRV\_ISL12022=y

## 9.5 Rootfs

---

Start with **petalinux-config -c rootfs**

Changes:

- i2c-tools
- CONFIG\_busybox-httpd=y (for web server app)
- CONFIG\_packagegroup-petalinux-utils(util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)

## 9.6 Applications

---

### 9.6.1 startup

---

Script App to load init.sh from SD Card if available.

### 9.6.2 webfwu

---

Webserver application accemble for Zynq access. Need busybox-httpd

## 10 Additional Software

---

### 10.1 SI5338

---

File location <design name>/misc/SI5338/SI5338-\*.slabtimeproj

General documentation how you work with these project will be available on [SI5338](https://wiki.trenz-electronic.de/display/PD/SI5338)<sup>14</sup>

---


<sup>14</sup> <https://wiki.trenz-electronic.de/display/PD/SI5338>



## 11 Appx. A: Change History and Legal Notices

### 11.1 Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
 2020-03-30	v.13 (see page 6)	John Hartfiel <sup>15</sup>	<ul style="list-style-type: none"> <li>Release 2019.2</li> </ul>
2019-09-18	v.12	John Hartfiel	<ul style="list-style-type: none"> <li>bugfix for TE0745-02-45-3EA</li> </ul>
2018-12-19	v.11	John Hartfiel	<ul style="list-style-type: none"> <li>documentation notes</li> </ul>
2018-11-26	v.10	John Hartfiel	<ul style="list-style-type: none"> <li>update 2018.2</li> <li>documentation style update</li> </ul>
2018-04-09	v.7	John Hartfiel	<ul style="list-style-type: none"> <li>Typo correction</li> </ul>
2018-02-09	v.6	John Hartfiel	<ul style="list-style-type: none"> <li>Release 2017.2</li> </ul>
2017-09-11	v.1	John Hartfiel	<ul style="list-style-type: none"> <li>Initial release</li> </ul>
--	all	John Hartfiel <sup>16</sup>	--

**Table 11: Document change history.**

### 11.2 Legal Notices

### 11.3 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

<sup>15</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

<sup>16</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

## 11.4 Document Warranty

---

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

## 11.5 Limitation of Liability

---

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

## 11.6 Copyright Notice

---

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## 11.7 Technology Licenses

---

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

## 11.8 Environmental Protection

---

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## 11.9 REACH, RoHS and WEEE

---

### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](http://guidance.echa.europa.eu/)<sup>17</sup>. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\)](#) on the

---

<sup>17</sup> <http://guidance.echa.europa.eu/>

[Candidate List](#)<sup>18</sup> are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#)<sup>19</sup>.

#### **RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### **WEEE**

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07

---

<sup>18</sup> <https://echa.europa.eu/candidate-list-table>

<sup>19</sup> <http://www.echa.europa.eu/>